









IMPORTANT NOTE: LT1763CS HAVE MAXIMUN OUTPUT OF 500 MA...
REQUIRED 375MA IN A APROXIMATE STIMATION MAYBE 400
THE TEXAS ONE OFFER 7.5 AMPS...
A DECISION OR A BETTER REGULATOR FOR 3.3 VOLTS MUST BE TAKEN

SEE NEXT PAGE
SEE NEXT PAGE
SEE NEXT PAGE
SEE NEXT PAGE








PORTS INTERCONNECTION
(DUE TO THE FPGA IS CHANGING
ALL TIME, I DECIDE DO THIS WAY
FOR NOT REDRAW THE CIRCUIT ALL
TIMES)




DECOUPLING VCIO




DECOUPLING VCCINT




BYTEBLASTER




CONFIGURATION MEMORY



THE OSCILLATOR IS 80MHZ
OSCILLATOR REFERENCE: FARNEL(9713590)
MAKER: C-MAC
PACKAGE: THE SAME




ONLY CAN BE CONNECT ONE AT TIME!!!
J1 ON: RESECT CIRCUIT ACTIVE
J2 ON: RESECT CIRCUIT DEACTIVE





POWER MONITOR CHECKER
THE MAX6303 WILL KEEP THE
FPGA IN RESET MODE AFTER
POWER ON DURING ONE SECOND


ONLY CAN BE CONNECT ONE AT TIME!!!
J1 ON: RESECT CIRCUIT ACTIVE
J2 ON: RESECT CIRCUIT DEACTIVE

HARDWARE RESET



DEBUGGER CONNECTOR





E

D

C

B

A

REMEMBER, THE DIAMETER OF THE PHOTODIODES'S HOLES MUST BE 1.05MM



D

C

B

A

SYSTEM: SPB16.3


PROJECT:RF RX MODULE

Sheet :	Module: 1/1	Project: 7/12
---------	-------------	---------------

Design by: D. Stellfeld

PCB by: JMC

DATE: 28/01/2015



E

D

C

B

A

8

HARWIN_H3153F01

C2

50 OHMS LINE

100NF

C **BCH**

The diagram shows a circular shift register with positions labeled A through F. An arrow points to position F, which contains '0'. The output of the register is 'C'.

A6A 16R

$$\frac{\text{CH}_2}{\text{CH}}$$

CH_1

212

1

115

•C1


11 11

U F

45:17

bv: JM

--	--



E


D

C

B

A

REMEMBER, THE DIAMETER OF THE PHOTODIODES'S HOLES MUST BE 1.05MM



SYSTEM: SPB16.3


PROJECT:RF RX MODULE

Sheet: 1 / 1 Module: / Project: 11 / 12

Design by: D. Stellfeld

PCB by: JMC

DATE: 28/01/2015



Project file:board.cpm		SYSTEM: SPB16.3	
EDA-01382-V4-1		PROJECT:RF RX MODULE	
 European Organization for Nuclear Research 1211 GENEVA 23 SWITZERLAND	MODULE:freq_div_64		Sheet: 1/1 / Project: 12/12
	LAST_MODIFIED= Tue Apr 12 09:45:18 2016		
	Design by: D. Stellfeld	PCB by: JMC	DATE: 28/01/2015